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Abstract— Modern transmitters usually have to amplify and 
transmit signals with simultaneous envelope and phase 
modulation. Due to this property of the transmitted signal, 
linear power amplifiers (class A, B or AB) are usually used as a 
solution for the power amplifier stage. These amplifiers have 
high linearity, but suffer from low efficiency when the 
transmitted signal has high peak-to-average power ratio 
(PAPR). The Kahn envelope elimination and restoration (EER) 
technique is used to enhance efficiency of RF transmitters, by 
combining highly efficient, nonlinear RF amplifier (class E) with 
a highly efficient envelope amplifier in order to obtain linear 
and highly efficient RF amplifier. This paper presents a solution 
for the envelope amplifier based on a multilevel converter in 
series with a linear regulator. The multilevel converter is 
implemented by employing voltage dividers based on switching 
capacities. The implemented envelope amplifier can reproduce 
any signal with maximum spectral component of 2 MHz and 
give instantaneous maximum power of 50 W. The efficiency 
measurements show that when the signals with low average 
value are transmitted, the implemented prototypes have up to 
20% higher efficiency than linear regulator that is used as a 
conventional solution.  
I. INTRODUCTION 
In the modern radio communications it is necessary to 
transmit as much data as possible for the given bandwidth. 
The best signal modulations are those that perform 
simultaneous phase and amplitude modulation, and therefore 
the linearity of the power amplifiers that are used in these 
systems is essential. Due to this demand, linear power 
amplifiers, such as class A or class B, are employed, but, 
unfortunately, they suffer from extremely poor efficiency 
when the transmitted signal has low values. For example, ideal 
class A and class B amplifiers have average efficiency of only 
5% and 28%, respectively, when signals with Rayleigh’s 
envelope distribution are transmitted [1]. One of the 
techniques that are used to enhance the efficiency of the power 
amplifiers is the Kahn’s technique. The Kahn’s envelope 
estimation and restoration (EER) technique proposes use of 
dc-dc converter (envelope amplifier) that should modulate the 
voltage supply of a highly efficient but nonlinear power 
amplifier (class E or class D) [2], Figure 1. This idea is based 
on the fact that any narrow band signal can be presented as 
simultaneous amplitude (envelope) and phase modulation: 
ோܸிሺݐሻ ൌ ܫሺݐሻ cosሺ2ߨ݂ݐሻ െ ܳሺݐሻ sinሺ2ߨ݂ݐሻ ൌ 
ൌ ܣሺݐሻcos ሺ2ߨ݂ݐ ൅ ߠሺݐሻሻ                          (1) 
θሺtሻ ൌ ܽݎܿݐ݃ ቀொሺ௧ሻூሺ௧ሻ ቁ   ܣሺݐሻ ൌ ඥܫሺݐሻଶ ൅ ܳሺݐሻଶ               (2) 
where f is the carrier frequency, Q(t) and I(t) are modulated 
signals. 
In the state of the art, several solutions for the envelope 
amplifier can be found, such as a simple buck converter (class 
S modulator) in [3-5], multiphase buck converter in [6], three-
level converter in [7] or linear assisted switching amplifier [8, 
9]. These solutions do not exceed the bandwidth of few 
hundred kHz and the output power is from the range of mW 
up to several tens of watts. Their use for applications that 
require bandwidth in the MHz range is limited, for example, a 
buck converter with 1MHz bandwidth should have switching 
frequency of, at least, 5MHz. 
The envelope amplifier should have high linearity, fast 
dynamic response, high efficiency and small interference with 
the spectrum of the output signal. Regarding all these 
restrictions, a solution that is based on a multilevel converter 
in series with a high slew rate linear regulator is presented in 
[10], Figure 2. The multilevel converter in this paper is 
implemented by voltage dividers based on switching 
capacities. Converters that employ switching capacities offer 
high efficiency and do not need any bulky magnetic 
component, thus their size is significantly smaller comparing 
them with classical converters and gives a possibility for 
integration [11]. The implemented envelope amplifier can 
reproduce a sine wave or any other reference of 2 MHz, and 
give the maximum power of 50 W. Commercial (or academic) 
solutions to obtain this bandwidth for the envelope amplifier 
are based on a linear regulator. Unfortunately, this means low 
efficiency for the envelope amplifier, especially when the 
output signal has low voltage levels. 
 
Figure 1.  Block Scheme of Kahn-technique Transmitter 
 
Figure 2.  Simplified schematic of the proposed envelope amplifier 
II. PROPOSED SOLUTION 
The multilevel converter has to supply the linear regulator 
and it has to provide discrete voltage levels that are as close as 
possible to the output voltage of the envelope amplifier. If this 
is fulfilled, the power losses on the linear regulator will be 
minimal, because they are directly proportional to the 
difference of its input and output voltage. However, in order to 
guarantee correct work of the linear regulator, the output 
voltage of the multilevel converter always has to be higher 
than the output voltage of the linear regulator. Time diagrams 
of the multilevel converter and linear regulator voltage are 
shown in Figure 3. 
The linear regulator can be designed to have very high 
bandwidth, and it should filter all the noise that could come 
from the multilevel converter. Therefore, the multilevel 
converter does not need any filter at its output and the design 
of the complicated filter as in the case of switched converters 
is avoided. 
The multilevel converter presented in [10] is based on 
independent voltage cells that are put in series and turned on 
and off depending on the level of the sent reference. The 
multilevel solution in this paper is proposed in [10] and it is 
based on the independent voltage sources that supply the 
linear regulator through an analog multiplexer. The selection 
of the active voltage source will depend on the level of the 
envelope reference. A simplified schematic of the multilevel 
converter is presented in Figure 4. 
The efficiency of the linear regulator depends on the 
number of the voltage levels that are applied and their 
distribution. In [10] it is shown that optimizing voltage levels 
leads to significant increase of efficiency comparing it with 
the solution with equidistant voltage levels. Due to the trade-
off between the complexity of the layout, PCB parasitic and 
possible system efficiency, three voltage levels are selected as 
an efficient and feasible solution. The optimal distribution for 
three voltage levels when a signal with high PAPR is 
transmitted is approximately: VMAX, ¾ VMAX, ½ VMAX, where 
VMAX is the maximum level of the output signal’s envelope. 
Due to convenient voltage distribution, these three voltage 
levels can be produced by two voltage dividers that are based 
on switching capacities. The input terminals of the first 
voltage divider should be connected to VMAX and ground and 
the voltage at its output would be ½ VMAX. The input terminals 
of the second voltage divider should be connected to VMAX 
and ½ VMAX. Its output voltage would be ¼ VMAX referring it 
to the output of the first voltage divider, i.e. ¾ VMAX referring 
it to the ground of the system. Both voltage dividers are 
implemented in the same way, using the same topology 
presented in [11] and shown in Figure 5. 
 
Figure 3.  Time diagrams of the proposed envelope amplifier 
 
Figure 4.  Multilevel converter realized with independent supplies and 
analog multiplexer 
 
Figure 5.  Voltage divider based on switching capacities 
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Figure 8.  Simplified schematic of the circuit that is used to govern the 
MOSFETs in the implemented analog multiplexer 
The linear regulator that is used as the last stage of the 
envelope amplifier should have high bandwidth and the 
components are selected in order to accomplish this request. 
The MOSFET that is used as a pass element for the linear 
regulator (BLF 177) is from HF/VHF power MOS family of 
transistors. The operational amplifier is LM6172 and it is 
selected because of its high bandwidth. The systems schematic 
is shown in Figure 9. 
The triggering logic is implemented in a FPGA that is used 
as a source of the digital signal reference. The digitalized 
signal reference is sent to a D/A converter and from there to 
the linear regulator. The same reference signal is sent to the 
triggering logic and to the linear regulator, but it is of the most 
importance that the reference that the linear regulator receives 
is synchronized with the output voltage of the multilevel 
converter. Only when these two voltages are synchronized, the 
system’s output voltage will be always lower than the output 
voltage of the multilevel converter. Therefore, a digital delay 
filter is implemented in the FPGA as well, in order to 
compensate the delays in the system and synchronize the 
multilevel output voltage with linear regulator’s reference. 
The load of the system is a 10 Ω resistance. 
Figure 10 shows a photograph of the implemented 
envelope amplifier. 
IV. EXPERIMENTAL RESULTS 
In order to characterize the envelope amplifier, it has been 
tested with different sine waves. In table 1, the efficiency of 
the implemented envelope amplifier is shown depending on 
the frequency of the reproduced sine wave and its dc offset 
and amplitude. In the same table, the measured efficiency is 
compared with the efficiency of the ideal linear regulator and 
with the efficiency of the envelope amplifier that is 
implemented with independent voltage cells [10]. As it can be 
seen, the efficiency of the hybrid solution has up to 20% better 
efficiency than an ideal linear amplifier when a transmitted 
signal has low average values, and that is mostly the case 
when the EER technique is applied. It is important to note that 
the envelope amplifier based on the switching capacities has 
better efficiency than the envelope amplifier based on 
independent voltage cells [10]. Figures 11 and 12 show the 
multilevel and system’s output voltage in the case when a 
reference is a sine wave of 500 kHz and 2 MHz respectively. 
TABLE I.  MEASURED EFFICIENCY OF THE IMPLEMENTED ENVELOPE 
AMPLIFIER FOR DIFFERENT SINE WAVES COMPARED WITH THE THEORETICAL 
EFFICIENCY OF AN IDEAL LINEAR REGULATOR SUPPLIED BY 23 V 
Vsin(V)
Sine wave
frequency 
(MHz) 
Measure 
efficiency of 
the envelope 
amplifier 
based on 
switching 
capacities 
Measure 
efficiency of 
the envelope 
amplifier 
based on the 
independent 
voltage cells 
Theoretical 
efficiency
 of an ideal 
linear  
regulator 
supplied 
 by 23V 
0-9 0.5 47.5% 43.3% 29.3% 
5-14 0.5 61.5% 58.9% 45.9% 
0-22.5 0.5 75.2% 69.7% 73.0% 
0-9 2 48.2% 43.7% 28.1% 
5-14 2 59.0% 58.8% 45.9% 
0-22.5 2 70.9% 68.3% 73.0% 
 
 
 
Figure 9.  Simplified schematic of the implemented envelope amplifier 
  
Figure 10.  Photograph of the implemented envelope amplifier 
The linearity and the bandwidth of the envelope amplifier 
are crucial in order to obtain high linearity of the power 
amplifier based on EER technique, therefore, these 
measurements have been performed as well. The linearity 
measurements are conducted by two tone tests, where two sine 
waves of the same amplitude are used as a reference signal 
and at the output of the envelope amplifier the ratio between 
the reproduced amplitudes and the intermodulation harmonics 
that are produced by the envelope amplifier is observed. 
Figure 13 shows spectral content at the output of the 
implemented envelope amplifier in the case when a two tone 
signal composed of 1 MHz and 1.05 MHz is used. It can be 
observed that the attenuation of the intremodulation 
components is higher than 50dB, what means high linearity of 
the envelope amplifier. 
In [1] it has been explained that the bandwidth of the 
envelope amplifier has to be, at least, two times higher than 
the bandwidth of the RF signal. The reproduced envelope 
should not have any attenuation up to 2 MHz and it has been 
shown that the proposed envelope amplifier can reproduce 2 
MHz sine wave of maximum amplitude. However, this does 
not mean that the implemented envelope amplifier cannot 
reproduce higher harmonics. The higher harmonics that are 
very important for high linearity of Kahn’s transmitter usually 
are of much smaller amplitudes than the maximum amplitude 
that can be reproduced by the envelope amplifier. Based on 
the analysis presented in [1], a test with rectified sine wave 
has been conducted. If the reference signal is a rectified sine 
wave of frequency f, its spectrum is infinite and consists of 
tones that are placed on frequencies 2f, 4f, 6f…A rectified 500 
kHz sine wave of maximum amplitude has been used as the 
reference and the response of the envelope amplifier has been 
measured, Figure 14. The spectrum of the output signal is 
compared with the spectrum of the reference signal, Figure 15. 
It can be seen that the proposed envelope amplifier admits 
even the harmonic higher than 2 MHz. 
 
Figure 11.  Multilevel output voltage (label 1) and envelope amplifier’s 
output voltage (label 2) in the case of a 500 kHz sine wave 
 
Figure 12.  Multilevel output voltage (label 1) and envelope amplifier’s 
output voltage (label 2) in the case of a 2 MHz sine wave 
 
Figure 13.  Attenuation of the intermodulation harmonics in the case when a 
reference signal is a two tone signal composed of 1 MHz and 1.05 MHz sine 
waves. The measurement is processed in MATLAB 
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Figure 14.  Waveform of multilevel’s output voltage and linear regulator’s 
output voltage when a rectified 500 kHz sine wave is used as the reference 
 
Figure 15.  Spectrum of the reference and output signal when a rectified 500 
kHz sine wave is used as the reference. All the values are scaled to the dc 
value of the signal 
V. CONCLUSIONS 
In this paper a solution for envelope amplifier in EER 
technique is presented. The solution consists of a multilevel 
converter in series with a linear regulator. The proposed 
multilevel converter is implemented by voltage dividers based 
on switching capacities. The designed envelope amplifier can 
provide up to 50 W of instantaneous power and reproduce a 
sine wave up to 2 MHz. The switching frequency of voltage 
dividers is low (50 kHz) comparing it to the bandwidth of the 
envelope amplifier. Therefore the proposed solution uses 
lower switching frequency than a conventional dc-dc 
converter for the same given bandwidth. 
The multilevel voltage levels are selected in order to 
maximize the efficiency of the linear regulator for the signals 
with high PAPR. The efficiency of the envelope amplifier has 
been measured for different sine waves and its efficiency is up 
to 20% higher than in the case of an ideal linear regulator 
when sine waves have low average value (what is usually the 
case in the RF systems). The linearity of the prototype is 
measured as well and the attenuation of the intermodulation 
harmonics is higher than 50dB.The implemented prototype 
does not have any magnetic component and it can be 
integrated.  
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